 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| DM7476 Dual Master-Slave J-K Flip-Flops with Clear, Preset, and Complementary Outputs September 1986 Revised July 2001 DM7476 Dual Master-Slave J-K Flip-Flops with Clear, Preset, and Complementary Outputs General Description This device contains two independent positive pulse triggered J-K flip-flops with complementary outputs. The J and K data is processed by the flip-flop after a complete clock pulse. While the clock is LOW the slave is isolated from the master. On the positive transition of the clock, the data from the J and K inputs is transferred to the master. While the clock is HIGH the J and K inputs are disabled. On the negative transition of the clock, the data from the master is transferred to the slave. The logic state of J and K inputs must not be allowed to change while the clock is HIGH. The data is transferred to the outputs on the falling edge of the clock pulse. A LOW logic level on the preset or clear inputs will set or reset the outputs regardless of the logic levels of the other inputs. Ordering Code: Order Number DM7476N Package Number N16E Package Description 16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide Connection Diagram Function Table Inputs PR L H L H H H H CLR H L L H H H H CLK X X X J X X X L H L H K X X X L L H H Outputs Q H L Q L H H = HIGH Logic Level L = LOW Logic Level X = Either LOW or HIGH Logic Level = Positive pulse data. The J and K inputs must be held constant while the clock is HIGH. Data is transferred to the outputs on the falling edge of the clock pulse. Q0 = The output logic level before the indicated input conditions were established. Toggle = Each output changes to the complement of its previous level on each complete active HIGH level clock pulse. H H (Note 1) (Note 1) Q0 H L Toggle Q0 L H Note 1: This configuration is nonstable; that is, it will not persist when the preset and/or clear inputs return to their inactive (HIGH) level. (c) 2001 Fairchild Semiconductor Corporation DS006528 www.fairchildsemi.com DM7476 Absolute Maximum Ratings(Note 2) Supply Voltage Input Voltage Operating Free Air Temperature Range Storage Temperature Range 7V 5.5V 0C to +70C Note 2: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation. -65C to +150C Recommended Operating Conditions Symbol VCC VIH VIL IOH IOL fCLK tW Parameter Supply Voltage HIGH Level Input Voltage LOW Level Input Voltage HIGH Level Output Current LOW Level Output Current Clock Frequency (Note 3) Pulse Width (Note 3) Clock HIGH Clock LOW Preset LOW Clear LOW tSU tH TA Input Setup Time (Note 3)(Note 4) Input Hold Time (Note 3)(Note 4) Free Air Operating Temperature 0 20 47 25 25 0 0 0 70 ns ns ns Min 4.75 2 0.8 Nom 5 Max 5.25 Units V V V mA mA MHz -0.4 16 15 C Note 3: TA = 25C and V CC = 5V. Note 4: The symbol (, ) indicates the edge of the clock pulse is used for reference () for rising edge, () for falling edge. Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted) Symbol VI VOH VOL II IIH Parameter Input Clamp Voltage HIGH Level Output Voltage LOW Level Output Voltage HIGH Level Input Current Conditions VCC = Min, II = -12 mA VCC = Min, IOH = Max VIL = Max, VIH = Min VCC = Min, IOL = Max VIH = Min, VIL = Max VCC = Max VI = 2.4V J, K Clock Clear Preset IIL LOW Level Input Current VCC = Max VI = 0.4V (Note 6) IOS ICC Short Circuit Output Current Supply Current VCC = Max (Note 7) VCC = Max (Note 8) J, K Clock Clear Preset -18 18 2.4 3.4 0.2 0.4 1 40 80 80 80 -1.6 -3.2 -3.2 -3.2 -55 34 mA mA mA A Min Typ (Note 5) Max -1.5 Units V V V mA Input Current @ Max Input Voltage VCC = Max, VI = 5.5V Note 5: All typicals are at VCC = 5V, TA = 25C. Note 6: Clear is measured with preset HIGH and preset is measured with clear HIGH. Note 7: Not more than one output should be shorted at a time. Note 8: With all outputs OPEN, ICC is measured with the Q and Q outputs HIGH in turn. At the time of measurement the clock input is grounded. www.fairchildsemi.com 2 DM7476 Switching Characteristics at VCC = 5V and TA = 25C Symbol fMAX tPHL tPLH tPHL Parameter Maximum Clock Frequency Propagation Delay Time HIGH-to-LOW Level Output Propagation Delay Time LOW-to-HIGH Level Output Propagation Delay Time HIGH-to-LOW Level Output tPLH Propagation Delay Time LOW-to-HIGH Level Output tPHL Propagation Delay Time HIGH-to-LOW Level Output tPLH Propagation Delay Time LOW-to-HIGH Level Output Preset to Q Preset to Q Clear to Q From (Input) To (Output) RL = 400, CL = 15 pF Min 15 40 25 40 Max MHz ns ns ns Units Clear to Q 25 ns Clock to Q or Q 40 ns Clock to Q or Q 25 ns 3 www.fairchildsemi.com DM7476 Dual Master-Slave J-K Flip-Flops with Clear, Preset, and Complementary Outputs Physical Dimensions inches (millimeters) unless otherwise noted 16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide Package Number N16E Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications. LIFE SUPPORT POLICY FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein: 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user. www.fairchildsemi.com 4 2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness. www.fairchildsemi.com |
Price & Availability of DM7476
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |